Abstract-The Gemini interconnect is a dual technology (optical and electrical) interconnection network designed for use in tightlycoupled multicomputer systems. It consists of a circuit-switched optical data path in parallel with a packet-switched electrical control/ data path. The optical path is used for transmission of long data messages and the electrical path is used for switch control and transmission of short data messages. This paper describes the architecture of the interconnection network and related communications protocols. Fairness issues associated with network operation are addressed and a discrete-event simulation model of the entire system is described. Network performance characteristics derived from the simulation model are presented. The results show significant performance benefits when using virtual output queuing and quantify the tradeoffs between throughput and fairness in the system.
INTRODUCTION
O PTICAL technology has long been considered appealing for constructing high-speed interconnects in digital systems. Although optics have made a dramatic contribution to long distance communication and more recently to local-area networks, we have not seen a similar utilization of optical technology in tightly-coupled multicomputer systems. The reasons for this are multifold. Generally, however, although optical interconnects have significantly increased bandwidths, the complexity and cost of such systems coupled with the inability of processor interfaces to cope with high optical data rates usually negates any expected bandwidth advantages. It is thus a misconception that merely replacing an existing electronic interconnect with a fiber-optic equivalent will result in a viable architectural design. To truly take advantage of optical technology, the total system design must be rethought with an understanding of the strengths and weaknesses of optical technology.
The Gemini interconnect is a novel processor-to-processor interconnection network for tightly-coupled multicomputers [7] , [8] , [9] . It includes an end-to-end optical data path (including switching of the optical signals) for highbandwidth, large data volume message delivery. The optical switching is accomplished using LiNbO 3 electrooptical 2 Â 2 switches [18] , [22] . In addition, Gemini includes an electrical path (in parallel with the optical path) that both controls the optical path (i.e., setup of the electrooptical switches) and delivers low-latency, small data volume messages.
The key ideas of the Gemini system are summarized below.
. Focus on Bandwidth Limited Applications: Because of the lack of cost effective, highly integrated optical logic and memory, routing and control of optical interconnection networks (ICNs) must currently still be done electronically. Network latencies are therefore not going to improve significantly over all electronic ICNs. However, optical interconnect bandwidths are very high. Therefore, our focus is on developing a system which is oriented towards applications where the performance is interconnection bandwidth limited. . Design of a Dual Optical/Electronic Network: By creating the appropriate parallel optical and electrical paths and by carefully staging the transmission of separate data and control messages, we can design a multiprocessor ICN combining the best properties taken from the optical and electrical domains. We refer to this dual (optical and electrical) network as the Gemini network. In addition to providing a high bandwidth path for long messages, this partitioning provides a lower congestion, low latency path for short messages. This idea is similar in spirit to the wave switching interconnect proposed by Duato et al. [11] . . Design for High Integration and Low Cost: In the longer term, optical interconnects will be successful only if they are cost effective. This will require that optical switches become physically smaller and that the optical media be manufacturable in a manner similar to the way metal lines are laid down on printed wiring boards (PWBs). The proposed design for Gemini has optical paths constructed directly on boards in the form of polymer waveguides while ensuring that the optical properties of these waveguides are appropriate.
. Matching Memory and Interconnect Bandwidths: If the high bandwidths associated with optical interconnects are to be fully exploited, then a redesign of the standard microprocessor memory architecture and its network interface is required. If this is not done, then the memory and processor will become the performance bottleneck. The proposed Gemini Network Interface (GNI) has an interleaved memory architecture combined with a dedicated and parameterizable data reorganization engine that supports fast scatter/gather of messages to/from noncontiguous memory locations. While not all applications will benefit from the Gemini interconnect and the GNI, an important subset will have significantly improved performance. These applications will have the following general properties:
. Data Bandwidth is Important: Passing large blocks of data between processors, or between I/O devices and processors, occurs frequently. These data blocks effectively utilize the high bandwidth optical interconnect of Gemini. . Computation and Communication Times are Comparable: That portion of the communication which cannot be overlapped with computation is a nonnegligible part of the execution time on standard multiprocessors. The Gemini system has features that both increase the potential for computation/communication overlap and decrease the time required for communication when they cannot be overlapped. . Short Messages are Present: In addition to long data messages, short messages (e.g., synchronization messages) are present. These messages utilize the lower bandwidth, but less congested and relatively low latency, electrical paths of Gemini. . Varying Data Partitioning is Important: The algorithm requires that the data be partitioned and accessed in several different ways (e.g., over the space domain, over the time domain, etc.). The GNI addresses the bandwidth mismatch between conventional memory systems and the optical network during the scatter/gather operation for block decomposed data. One application class that generally exhibits the above properties is space time adaptive processing (STAP) applications, which are common in many defense, medical, scientific, and engineering computing environments. Here, large volumes of sensor-derived data are processed into a smaller data set and presented to a user or automated control system. Critical communications performance bottlenecks occur during data transpose, or "corner turn" operations and memory access patterns during a transpose are often not sequential [19] .
Other work has been done on optically-based Banyan and other interconnection networks [26] , [27] , [32] . In contrast to the work presented here, much of this research has focused on multiplexed networks (i.e., time division or wavelength division). While both centralized and decentralized control have been considered, none of the work deals directly with the sort of dual optical/electrical network presented where the optical path is circuit switched and the electrical path handles packet-based data and control messages.
The goals of this paper are threefold. First, we will introduce the Gemini interconnection network, describe its architecture and, then, discuss the motivation for a number of the design decisions that were made. The current implementation efforts are briefly discussed. Second, we develop a set of message delivery protocols that support the efficient use of the optical interconnect pathways. These protocols address a fundamental tradeoff present in the system between fairness and throughput and enable the tuning of this tradeoff to be optimized for individual circumstances. Third, we present a set of performance models, both analytic and discrete-event simulation based, that enable evaluation of the performance implications of design decisions made in Gemini.
GEMINI ARCHITECTURE
The Gemini interconnect consists of a dual network consisting of an optical interconnect for passing large data blocks and a parallel electronic interconnect for both controlling the optical switching elements (and, thus, message routing) and also for passing small blocks of data. Given the high speeds of the optical interconnect and the unavailability of low cost optical storage and logic components, circuit switching is used for the optical path. An electrical control message sets up and tears down this path. The electrical network is a self-routing, packetswitched network used for short, low-latency data, and control messages.
A simple Banyan topology is used for both the optical and electrical networks. While this is a blocking network, it uses only OðN log NÞ switching elements, rather than the OðN 2 Þ required for a crossbar topology. Additionally, the number of switches through which the signal must pass is a constant log N as opposed to a maximum of 2N À 1 in the crossbar case. Minimizing the total number of switches is important since, in today's optical technology, optical switches are costly. Reducing the number of switches through which a signal must pass is also important since, for a given optical source power level and a given receiver detector sensitivity, there are a maximum number of switches through which the signal may pass before detection becomes unreliable. Thus, if one is to avoid the use of costly optical amplifiers within the switching fabric, it is important to use a network where the input to output path is short. The Banyan network satisfies this requirement and optical power analysis indicates that with current technology network sizes of between 64 Â 64 and 128 Â 128 are possible. An analysis of the power and network size issues can be found in [7] .
The Gemini Interconnect
Electrooptic 2 Â 2 switching elements are the key devices used in the fabrication of the Gemini N Â N optical data path. These LiNbO 3 switching elements rely on the electrooptic effect (i.e., the application of an electric field changes the refractive index of a material within the field) to provide for pass through and crossover connections between the input and output ports (see Fig. 1 ). Thus, the state of the 2 Â 2 optical switching element is determined by an electrical control signal. Larger 4 Â 4 switching elements are available and we can expect the levels of integration to improve rapidly over the next several years. A typical packaged 2 Â 2 switch is about 1.5 cm by 12 cm [18] . Fig. 2 shows an 8 Â 8 Banyan topology and also illustrates the use of dual electronic and optical networks. To construct the optical data path, the electrooptic 2 Â 2 switching elements are connected together on a single printed wiring board using polymer channel waveguides. Connections between boards use optical fiber. Fig. 3 illustrates the major optical components in an endto-end optical path. At the source processor, a laser diode is connected to an optical fiber for delivery to the Gemini interconnect. The fiber is then coupled into a polymer channel waveguide. The interconnect consists of a number of waveguide bends, crossovers, and optical switches. After the last stage of switching, the waveguide is coupled into an outbound fiber, which is connected to a photodiode associated with the destination processor. A detailed power budget analysis for a variety of network sizes is presented in [7] . Fig. 4 presents a block diagram of the electrical packet switch for the Gemini interconnect. It is a fairly standard design for a packet switch, with the additional responsibility of controlling the optical data path. Since packet sizes are small (control signals and low-volume data messages), wormhole routing might not be necessary; however, the high-level design does not preclude it. Combined input and output buffering is used to retain packets that are experiencing contention, either for the switch or for an output link. Upstream grant signals (not shown in the figure) are used to ensure that the buffers do not overflow.
Gemini Network Interface
Extremely fast optical data paths (10-20 Gb/s) do not improve overall performance if there is a communications bottleneck at the processing nodes. Unfortunately, current high-end, bus-based I/O bandwidths are generally below the data rates associated with the Gemini optical data path. This issue is addressed by modifying the standard memory system design and providing a direct path from the Gemini interconnect into the processor's memory, bypassing the I/O bus completely. A block diagram of the Gemini network interface is shown in Fig. 5 .
To provide a fast data path on the optical part of Gemini, the traditional main memory-bus path is augmented with memory modules which can be shared both by the processor bus and the optical interconnect. Muxes 1 through N act to select either the bus or the optical interconnect as the source (or destination) of data to (or from) the memory banks. In addition, a data reorganization engine is used to collect messages from memory for delivery to the network and distribute messages from the network into memory. Through the use of a dedicated data reorganization engine, network throughput can be maintained even in the case where messages are not tied to sequential memory blocks, but still have some regular block structure. This is common in the applications of interest. In addition, the ability to deliver communications data into memory without using the processor bus can decrease the traffic requirements on the bus.
The prototypical use of the data reorganization engine is to support corner turn operations on STAP applications. Fig. 6 illustrates the data reorganization required during a corner turn. The figure represents a 16 Â 16 array, A[0:15,0:15], allocated across four processors (labeled 0 to 3). Each small square represents an individual array element and the number within the square indicates the processor to which the array element is allocated. Fig. 6a illustrates the original allocation, where entire rows of the array are allocated to an individual processor. Typically, with this allocation, the array is stored in memory in row major order. This is indicated in the figure via the explosion shown for the subarray A [4:7,12:15] , which is allocated to processor 3. Here, the array element is indicated in the upper left corner of each square and the memory address is shown in the lower right corner (assuming baddr is the base address of the array). With this data organization, all the data needed to compute (e.g., an FFT) across a row is located in an individual processor's memory and it is stored in contiguous memory locations (increasing spatial locality and, therefore, improving cache utilization). Fig. 6b shows the final allocation, where entire columns of the array are allocated to an individual processor. In this configuration, the algorithm is typically performing column processing, so it is common to store the array in column major order (again to improve cache efficiency by increasing spatial locality).
In general, data reorganization operations can be decomposed into two components. First is the communications component. For the corner turn, this is an all-to-all exchange. Second is the data remapping component. Here, the array is transposed from row major order to column major order. Note that this data remapping is required even on the portions of the array that do not get exchanged as part of the communications operation.
Both components of the corner turn data reorganization are illustrated in the exploded portion of Fig. 6 . The subarray A [4:7,12:15] , initially assigned to processor 3, is sent to processor 1 as part of the all-to-all exchange. It is then stored in memory at processor 1 in column major order.
On conventional message-passing systems, multiple individual messages are required to implement the above transfer. The data reorganization engine is a finite-state machine that supports this transfer as a single message. The data reorganization engine collects the message from memory and delivers it to the network as a contiguous stream of data. The objective here is similar to that found in earlier efforts using permutation networks with SIMD and subsequent parallel processors [2] . The set of data reorganization functions that are anticipated are similar in spirit to those proposed by Carter et al. [5] .
The network interface architecture described above is scalable to very high bandwidths. For example, consider a 64-bit wide bus, a memory interleaving factor N ¼ 4, and a 30 ns (burst mode) memory cycle time. The effective bus throughput is about 2 Gb/s (64 bits/30 ns). In this case, the serial to parallel converter takes data from the optical link and groups it into 256-bit blocks. Memory banks 1 to 4 can then be loaded simultaneously, giving an interconnect bandwidth of 8 Gb/s. With the proper interleaving control, this information can then be accessed by the processor (in 64-bit words) over the bus and the data rate to/from the interconnect is four times as fast as the electrical bus. Since the data reorganization operation has positioned the data for sequential access to the processor, standard modulo N interleaving on the memory is sufficient [13] . For higher data rates, this ratio of optical interconnect to bus data rates can be increased by increasing the memory interleaving factor N.
The remaining factor that limits the bandwidth in the optical path is the speed of the laser/detector pair. Commercially available lasers operate at about 2.5 Gb/s, with 10 to 20 Gb/s versions expected to be affordable in the near future. Through the use of wavelength division multiplexing (WDM), it is possible to use multiple lasers simultaneously (each at a different wavelength), thereby providing a completely bandwidth scalable system. Note that the above design precludes simultaneous communication and computation (since the muxes must remain connected to the optical link during communication due to the throughput requirements of the interconnect). However, this limitation can be partially overcome by using double buffering techniques (e.g., construct communication memory pairs with each appropriately internally interleaved). Thus, while communication is occurring to/from one memory, computation can take place out of the other memory. This approach is effective for pipelined applications (like STAP), where consecutive data frames alternately require computation and communications [16] .
Implementation
At present, we have constructed several optical data paths using LiNbO 3 switches interconnected with optical fiber and have successfully demonstrated signal delivery through three stages of optical switching at data rates up to 2.4 Gb/s within a small multicomputer. Detailed data path measurements, including insertion loss and crosstalk, are presented in [9] .
COMMUNICATION PROTOCOLS: PATH ACQUISITION AND QUEUING
This section describes the underlying protocols used to control Gemini's optical network. Gemini assumes no centralized controller. Thus, the coordination of optical switches is done by sending control signal packets to the electrical switches that each control an optical switch.
Basic Protocol
The control signals used in establishing and tearing down the optical data paths are: setup, ackSetup, block, and teardown. These signals are sent via the electrical network with the nodes within the electrical network controlling the optical switches as needed to perform the function selected. The basic protocol is described as follows:
Consider the situation where a terminal S wants to send a long message to another terminal D. An optical path needs to be setup so that light emitted by the laser output of S can be detected by D's detector. Fig. 7 shows the situation where there are three stages of switches in the network.
To setup an optical path, S sends (in the electrical network) a setup signal to D. The setup signal passes through electrical network switches X, Y , and Z and eventually reaches D. As the signal passes through each electrical switch node, the state of the corresponding optical switch node is interrogated. (This state information is maintained within the electrical switch.) If the selected paths in these optical nodes are not busy, switches X, Y , and Z all grant the setup request and set the optical switch in the proper position. When the grant signal arrives at D, D sends (again in the electrical network) an ackSetup signal back to S. In this situation, the optical path is now established and S, having received the ackSetup, can start optical message transmission. This is the case where the optical path is free.
If one of the X, Y , or Z switches cannot grant the setup request due to the corresponding optical switch being busy, the switch will set a blocked flag in the setup signal. D upon receiving a setup signal with the blocked flag set, will respond by sending S a block signal. Since a partial optical path may have been established (e.g., optical switches X and Y are free and, thus, reserved but Z is busy), S will send a teardown signal to D. It will also send this signal after it has finished its optical transmission, thus releasing the optical switches used in that message.
The above control signals are assured of delivery by the electrical network, even in the case of contention due to the blocking topology, since there is buffering in the electrical switches and upstream grant signals are used to prevent buffer overflow.
Note that the optical switch state (through or crossed) may or may not change as a result of the electrical switch making a path reservation. If the needed path is satisfied by the existing optical state, then the state of the optical switch is maintained. If the required path is not satisfied by the existing state and there are no ongoing messages using the optical switch, then the electrical node will change the state of the corresponding optical node.
Virtual Output Queueing
Unless the interconnection network has a speed advantage of N over the terminals (an impractical circumstance), some form of input queueing is necessary [31] . If the input terminals use traditional FIFO queues, throughput will be severely limited by head-of-line blocking. 1 To avoid this, a non-FIFO queueing scheme is used. In particular, at an input terminal, outgoing messages are queued using a virtual output queueing (VOQ) technique [25] .
With the VOQ protocol, each input terminal sends a setup request for each of its nonempty virtual output queues. If all setup requests are blocked (i.e., the terminal receives a block for each setup it has sent), the terminal waits a period of time before it sends the requests again. 2 However, if one of the requests is granted, the input terminal will transmit a message associated with the granted request. 3 For each blocked request, the terminal sends an associated teardown 1. Even for nonblocking switching networks (e.g., crossbar), with simple FIFO queues at the inputs, throughput is limited to 58 percent of full capacity of the switching network assuming random, homogeneous traffic [14] .
2. A backoff mechanism such as Ethernet's binary exponential backoff can be used here.
3. Note that in a Banyan topology, the terminal is guaranteed that only one request can be granted.
signal. The throughput improvements obtained by going from simple FIFO queues to virtual output queues are quantified in Section 5. Next, we consider a starvation problem introduced by the VOQ protocol and a fair scheduling solution.
COMMUNICATION PROTOCOLS: STARVATION AND FAIRNESS

Starvation Issues and Fair Scheduling
Consider the example 4 Â 4 network illustrated in Fig. 8 . Here, we are only showing the optical data paths. Using VOQ, each sender maintains four queues-one for each destination and, for discussion purposes, assume all queues are nonempty. The queues are constrained to be at the sources since the optical data path has no queueing capability. Suppose S1 successfully sets up a path to D2 and S4 sets up a path to D1. These two paths are illustrated by the heavy lines in the figure. With nonempty queues to each destination, S2 will soon reserve the available path to D3 or D4 (let's assume to D3) and S3 will then reserve the path to D4. Given the above path reservations, switch 2 will necessarily be in an Â state until S4 sends a teardown. Since S4's queues are nonempty, it will attempt to setup paths to both D1 and D2 concurrently. Of the two setup attempts, the one to D1 will be successful because switch 2 is already in the Â state. Thus, switch 2 is reinforced by S4 to stay in the Â state.
At a later time, either S1 or S4 will finish transmission and tear down its optical path. However, it is unlikely that the two will finish transmission and begin tear down simultaneously. Thus, after a sender, say S1, finishes tear down, the other sender, S4, will still have its optical path reserved, keeping switch 2 in the Â state. As S1 begins a new path setup cycle, its setup request to D2 will be granted and its request to D1 will be blocked. This further reinforces switch 2 to stay in the Â state. S1 will not have the opportunity to send to D1 and S4 will not have the opportunity to send to D2 as long as switch 2 stays in the Â state. Switch 2 will thus be repeatedly reinforced to stay in the Â state until some of the queues become empty or until the unlikely event occurs that S1 and S4 tear down their paths at the same time. Under heavy load, queues rarely become empty, thus certain queues may be denied service for long time periods, resulting in starvation.
To avoid unfair use of the optical network, a scheduling mechanism must be employed to prevent switches from remaining in the same state for a long time. In this situation, the scheduler must cause the switches to change states frequently enough that messages are not denied access for too long. Furthermore, under the variable-length message assumption, where messages are not segmented into fixed sized blocks (i.e., not cell-based), the scheduler cannot simply force a switch to change state at an arbitrary time. A switch has to wait until there is no active connection going through it before it can change state. The wait is necessary so that no message is cut off in the middle of a transmission. This restriction leads to the throughput versus fairness tradeoff described below.
Using the 4 Â 4 network example shown in Fig. 8 , suppose switch 2 is in the Â state, S1 is sending to D2, and S4 is sending to D1. After S1 has torn down its connection, if we were to insist that S1 send only to D1 next, switch 2 will need to change state after S4 tears down its connection. To do so, switch 2 will need to deny all requests from S1 until S4 tears down its connection. Only then can the switch grant a request that requires it to be in the = state and allow S1 to send to D1.
There is a time gap during which S1 has data to send but cannot send the data. In effect, throughput out of S1 is compromised to avoid starvation. Thus, the more frequently switch state changes are forced, the more throughput is reduced. That is, the finer the time granularity required for connections to be served fairly, the more throughput is compromised. Fairness granularity versus throughput is a tradeoff in a blocking circuit-switched network such as Gemini's. 
Fairness Concepts
We generally say that when k parties having equal priority contend for some divisible resource R and each party gets 1=k of R, then the resources are shared in a "fair" manner. The measure for fairness in terms of different messages contending for access to the optical network is similar. Fair schedulers aim to ensure that, in a environment with contention, different connections are serviced fairly. While this is a well-studied subject [1] , [3] , [10] , [17] , [20] , [29] , [30] , [33] most work in fair scheduling relies on one or more of the following assumptions:
. Different queues are contending for a single data link where the issue is determining which queue should send next (implying that there is a centralized controller) [3] , [10] , [12] , [17] , [23] , [29] , [30] , [33] . . Multiple senders are contending for multiple receivers where the senders and receivers are connected through a nonblocking network [1] , [20] . . Time is slotted (implying the presence of a global clock) [1] , [17] , [20] . . Buffers are available at the switches, in which case, one can queue messages in the switches and execute a fair scheduler that works under the first assumption above at each switch [24] . The Gemini optical network, being a bufferless, circuitswitched, blocking network, violates all of the assumptions listed above. Thus, none of the existing scheduling schemes are directly applicable.
In Gemini, each time a message successfully contends for access, an entire message is transmitted. Since access is granted in terms of messages and message sizes may vary, the fairness granularity (i.e., the times between which a fairness protocol can be invoked) cannot be smaller than the size of the largest message. Even if the largest message size is known and is modest, there may be other reasons to prefer a granularity greater than the largest message. These reasons relate to the tradeoff between the fairness granularity and throughput in a blocking circuit-switched network mentioned above. Thus, the ideal scheduler should be tunable over different granularities so that, depending on the application, an optimal tradeoff can be achieved. The protocol presented is tunable in the sense just described.
Quantitative Measure of Fairness
Two quantitative fairness measures, the Absolute Fairness Bound (AFB) and the Relative Fairness Bound (RFB), have been proposed by Golestani [12] . 4 They were initially defined for use with a General Processor Sharing (GPS) model [23] , [24] , and rely heavily on the first assumption stated above. Later, in a communications network application where this assumption did not hold, these measures were redefined and renamed simply the FairnessMeasure [29] . We further modify this measure to better account for the differences between the many-to-many scheduling model in Gemini and the many-toone scheduling model considered by Shreedhar and Varghese in their definition [29] .
When measuring fairness over a valid set of contending flows F (i.e., source-destination pairs) over a continuous time interval I , the measurement makes sense only if all the flows in F are actively contending for access to a shared resource throughout the time interval I . In Gemini, each flow is associated with a virtual output queue at an input terminal. Each flow is said to be actively contending for network access during the interval I if and only if its associated queue is never empty during I. To make our (modified) FairnessMeasure metric concrete, we define the following quantities:
. a i ðI Þ: the amount of access received by flow i (i 2 F) during the interval I. For example, if flow i sent k bits over the network during the time period I, then a i ðI Þ ¼ k bits. . w i ðI Þ: a weight, a finite positive real number, assigned to flow i, i 2 F, that stays constant during t h e i n t e r v a l I. I t i s d e f i n e d s u c h t h a t w i ðI Þ= P j2F w j ðI Þ indicates the fraction of access that flow i should ideally receive from the total amount of access received by all flows in F in the interval I . For simplicity, we assume that, during the time period of interest, the weights assigned to the flows do not change. Thus, we drop the interval argument I from the above quantities in future notation. Using the above quantities, the FairnessMeasure for the time interval of interest I , F MðI Þ, is defined as follows:
The metric F MðIÞ in effect measures the greatest normalized discrepancy between any two flows. For example, suppose there is a total of 10 flows, each assigned the same weight, 1, and during the time interval I , the flow that was granted the most access sent 150 bits, the flow that was granted the least access sent 50 bits, and the total number of bits sent by all 10 flows during I is 1,000 bits, then F MðI Þ ¼ 
The Distributed DRR Scheduler
To properly perform fair scheduling, a fair scheduler needs access to queue state information associated with the set of contending messages and, in a blocking network, needs to be aware of network topology. In the case of Gemini, utilizing the existing data and control paths and the VOQ protocol is also beneficial in minimizing added overhead necessary to ensure fairness. Since the original VOQ protocol requires each message to send setup signals through the relevant switches to setup an optical path, queue state information can be piggy-backed on the setup signal. Naturally, the block and ackSetup signals can be used to convey the result of contention as before. This leads to the design of a distributed scheduler where fairness operations are incorporated in the switches. In doing this, topologyinduced blocking can be taken into account at the switch level without the need for topology related mechanisms in the scheduler. While a formal proof of global fairness has not been completed, our empirical observations over a wide range of simulated operating conditions (including circumstances where starvation is clearly occurring in the absence of a scheduler) indicate that ensuring fairness at the individual switch level results in fairness across the system.
As a set of design goals, the scheduler should have the following characteristics:
. it should be implementable in a distributed fashion among switches, . it should have low space and time complexities, . it should leverage the underlying VOQ protocol and incur only small signaling overhead, and . it should be able to perform weighted fair scheduling with tunable fairness granularity. The scheduler design developed for Gemini satisfies the above requirements and is based on the Deficit Round Robin (DRR) scheduler [28] , [29] ; however, because it has been modified for distributed implementation, it is named the distributed DRR (dDRR) scheduler. Note that, because Gemini operates in a very different environment from that of the original DRR, the notion of round-robin is not enforced in dDRR.
Four concepts are important in discussing DRR and dDRR:
. Flow: Each possible source-destination pair is referred to as a "flow." . Round: A time interval during which the fairness protocol selects flows for possible service (i.e., transmission of data).
. Quota: The amount of network access a flow is allowed during a round (i.e., the amount of data a flow is permitted in a round). . Deficit Counter: A counter for each flow that is initialized with the flow's quota and keeps track (during a round) of how much of the flow's quota has been used. Each flow has an assigned quota which is effectively a weight determining the amount of data that a flow may send during a round. Thus, assigning quotas directly effects the elapsed time of a round. Each flow's deficit counter keeps track of how much of the flow's quota has been used up, or how much unused quota the flow has accumulated. At the beginning of each round, each deficit counter is replenished by an amount equal to its flow's quota. To prevent a flow that is not actively contending for network access from accumulating unused quota at each round, the flow's deficit counter is reset once it stops contending. Readers are referred to [28] , [29] for details of DRR.
The dDRR scheduler employs the same basic concepts as DRR, however, due to the different operating environments and the use of a distributed scheduler versus the centralized scheduler, dDRR has a somewhat modified implementation. With DRR, the scheduler is located with the queues it serves and has ready access to the queues' state information. In dDRR, this information must be made explicitly known to each partial scheduler which resides within the switches.
The scheduler needs to know how much access a flow wants and how much access a flow has consumed in order to arbitrate fairly. In dDRR, this information is conveyed to the schedulers via the setup and teardown signals. The setup(i,amount,blocked) signal represents a request by flow i to send amount units of data. The blocked variable may be modified by the switches to indicate if the request has been blocked, either due to fairness scheduling or network blocking.
The teardown(i,amount,more) signal represents an acknowledgement by flow i that it has successfully sent amount units of data. The additional parameter, the more parameter, indicates if flow i still has more data to send (i.e., flow i's queue is nonempty).
The dDRR Scheduler in Switches
To implement dDRR in Gemini, we need to implement a partial dDRR scheduler in each switch node. Fig. 9 shows how an incoming setup or teardown signal flows through the controller.
The VOQ module processes control signals according to the VOQ Protocol described in Section 3.2. The advantage of this structure is that, if the fair scheduling function is not desired for a particular application, it can be turned off and the dDRR module simply passes every packet it sees to the VOQ module untouched. This allows the dDRR module to concentrate on fair scheduling without taking blocking into account. Blocking is a concern resolved by the VOQ module.
For each flow i that goes through the switch x, the dDRR module at switch x keeps the following state information for i:
. q Each flow has an entry in every switch it goes through. We assume that proper values are assigned to q x i before dDRR is activated. For any given flow, its quota value set at each switch is the same. We shall drop the superscript and/or subscript when the context makes it clear which variable is being referred to.
A round for a switch is a time interval during which every flow that is actively contending for access at the switch either successfully consumes the maximum amount of access allowed by the flow's available quota or the flow has stopped contending because it has no more data to send. The time to complete a round is therefore strongly dependent upon the assigned quota values, with larger quotas yielding longer rounds and smaller quotas yielding sorter rounds. Since different switches have different sets of contending flows, rounds are not synchronized among switches.
When processing a signal setup(i,amount,blocked), a dDRR module checks if i has been suspended before and if i is not in a new round. If so, it denies i's request. Otherwise, it checks if i's requested amount of access is within its available quota. If so, i is granted access. Otherwise, the dDRR module denies i's request and sets its suspension flag. In this case, it will also replenish i's quota if this is a new round for i. Regardless of whether i's access has been granted or denied, the dDRR module remembers that i has asked for access in this round (i.e., this round is no longer a new round to i). If dDRR decides to deny a request, it sets the blocked bit in the setup signal. Otherwise, it leaves the signal untouched. The dDRR module passes the signal to the VOQ module after it has processed the signal. The pseudocode in Fig. 10 describes how dDRR processes a setup(i,amount,blocked) signal.
We see that processing a setup(i,amount,blocked) signal takes Oð1Þ time. When processing a teardown(i,amount,more) signal, dDRR subtracts amount from flow i's deficit counter if more is set. Otherwise, it sets i's deficit counter to equal i's quota and sets i's suspension flag. The more argument gets copied into more i . The pseudocode in Fig. 11 describes how dDRR processes a teardown(i,amount,more) signal. Processing a teardown(i,amount,more) signal also takes Oð1Þ time.
Recall, we defined a round as the period during which all flows have either used up their quota so none can send its next message or have stopped contenting. Thus, a dDRR scheduler reaches a round boundary when all suspension flags become set. When a round boundary is reached, all new round flags are set and for every flow i, the suspension flag of i is set to the complement of the more flag of i. Checking the suspension flags and setting the suspension flags can be done in parallel with minimal hardware support. Thus, these operations can be made to take Oð1Þ time.
PERFORMANCE ANALYSIS
The performance results presented in this paper are derived using both analytic models and a discrete-event simulation model. The discrete-event simulations are developed using object-oriented techniques and have been implemented using the MODSIM III language [4] . The Interconnection Network Simulator (ICNS) framework used supports a wide variety of architectural alternatives and was designed specifically to support performance investigations of optical interconnection networks. Details of ICNS are reported in [6] and a description of the Gemini simulation model is given in the appendix. 
Optical Network Peak Performance Analysis
This section presents an analytic model from which peak performance of the network can be derived. The following quantities are defined to aid our analysis:
. N: network size. An N Â N Banyan network has N inputs and N outputs (assume N is a power of 2). . BW e : electrical link bandwidth (bits/sec). . BW o : optical link bandwidth (bits/sec). . l sig : length of a control signal (bits). . l o : Mean length of messages sent on optical network (bits). . t sig : time needed to send a control signal on electrical link, defined as t sig l sig =BW e . . sig : ratio of time needed to process a signal by an electrical switch relative to t sig (e.g., if t sig is eight clock ticks and the time needed to process a control signal is four clock ticks, then sig ¼ 0:5). . T put oÀmax : maximum optical network throughput. . oÀmax : optical network maximum utilization efficiency (defined below). The maximum utilization efficiency, oÀmax , is the portion of time the optical network spends transmitting data in the absence of contention under the infinite load assumption (i.e., there are always optical messages to be sent at every sender). These two conditions are unlikely to simultaneously occur for two reasons. First, the topology is blocking, requiring very specific traffic patterns to totally avoid contention. Second, satisfying the infinite load assumption requires higher utilization of the electrical control network, ensuring that the minimum latency will not be achieved for the control signals (due to contention in the electrical network). As a result, this upper bound is not an achievable operating point with realistic traffic patterns, but is used to investigate the limits placed on network performance by the specifics of the optical path setup protocols.
Critical to Gemini's optical network performance are the setup, ackSetup, block and teardown signals. Thus, we concern ourselves initially with the latency of these signals. The minimum latency for a control signal in the absence of congestion can be obtained as:
The terminal network interface takes t sig to insert the control signal into the network. In the absence of congestion, the signal propagates through the log 2 N stages without queueing delay. Each stage takes ð1 þ sig Þ t sig to forward the signal, sig t sig for message processing and t sig for insertion into the next link thus arriving at (2) . Using the basic setup-teardown protocol described above, optical transmission cannot commence until an ackSetup signal is received. Thus, it is of interest to analyze how long it would take to receive a corresponding ackSetup after a setup signal was sent. Without contention, the minimum wait period, RT T sig min , between sending a setup and receiving an ackSetup is:
Using the basic setup-teardown protocol, the optical network achieves the highest throughput when no connection setup request is blocked and no setup, ackSetup, or teardown signal experiences any queueing delay. Specifically, maximum optical network throughput is achieved when every optical path setup process is completed in RT T sig min . Since every path setup process (except the first) has to be preceded by a teardown signal, the minimum time between the completion of a message and the beginning of another message sent by the same network interface, T o minÀidle , is:
Given that the average optical message length is l o , the average time needed to send one optical message T o busy , is
Thus, the maximum optical network utilization efficiency, oÀmax , is
The maximum optical network throughput occurs when each of the N inputs is communicating in a nonblocking fashion to each of the outputs.
Define the following additional parameters:
. À: average optical message length to control signal length ratio. Defined as À l o =l sig . . Â: ratio of optical link bandwidth to electrical link bandwidth: Â BW o =BW e . The maximum utilization efficiency expression in (6) can now be rewritten using À and Â as follows:
Optical links are idle in between messages due to setup delay. Thus, intuitively, one would expect that the longer the optical messages, the less frequently the optical links are idle. Thus, longer optical messages (i.e., larger À) should improve optical network utilization efficiency. One would also expect that the faster the electrical control network (i.e., smaller Â), the faster one can setup an optical path, and the more efficiently one can utilize the optical network. Furthermore, the larger the network, the longer it takes to setup an optical path. Thus, one should also expect that all else being equal, the larger network will be less efficient in terms of optical network utilization. Equation (6) supports all of the above.
The four graphs shown in Fig. 12 plot oÀmax as a function of À and Â for different network sizes N using (8) Fig. 13 . Average optical message delay using the basic setup-teardown protocol and the virtual output queueing protocol.
TABLE 1 Electrical Network Load Using the VOQ Protocol
with sig ¼ 1. These plots confirm the above intuition. All the above analyses assume that optical switching time is less than T sig minÀlat , so that the switches are in the proper state by the time optical data is ready to be transmitted. 5 
Impact of Virtual Output Queueing
The following performance results come from discrete-event simulations using ICNS. Fig. 13 shows performance results (mean message delay versus offered load) for four Gemini networks using both the basic setup-teardown protocol and the virtual output queueing protocol. In these simulations, all application data messages are sent via the optical network. The parameters chosen for the simulated networks are such that À ¼ 16384, Â ¼ 12, and sig ¼ 1:25. According to (8), we should be able, under no-contention conditions, to achieve 99.20 percent, 98.91 percent, 98.63 percent, and 98.34 percent utilization, respectively, for the 4 Â 4, 8 Â 8, 16 Â 16, and 32 Â 32 Gemini networks.
The four networks were simulated using the same set of parameters. Messages are generated at each terminal according to an independent and identically distributed Poisson process. Their destinations are uniformly distributed to all outputs and message lengths are exponentially distributed. In the figure, the load axis is normalized to the theoretical maximum throughput calculated using (7) .
While throughput is clearly limited using the basic setup-teardown protocol, we see that the optical network can provide close to 100 percent throughput using the VOQ protocol. 6 At the same time the figure also shows that without VOQ saturation occurs at an offered load of between 30 percent and 50 percent capacity. Table 1 shows the load experienced by the control signals on the electrical network. We see that, for the parameters chosen, sending multiple setup requests (as required by the VOQ protocol) does not lead to significant congestion in the electrical network. This supports the use of the electrical network for sending short, latency-sensitive messages (both control and data) without incurring significant queueing delays.
Fairness Performance
Figs. 14, 15, 16, 17, and 18 are the results of simulations on a 4 Â 4 network under various design and load conditions. The horizontal axis is labeled from 1 through 16 with each mark indicating one of the 4 2 ¼ 16 flows possible in a 4 Â 4 network (e.g., input 0 to output 0, input 0 to output 1, etc.). The vertical axis represents the aggregate number of bits which are transmitted for a given flow. Since this accumulates with time, each of the successive horizontal lines represents the aggregate bits after successive time intervals. Fig. 14 shows the cumulative amount of traffic sent for each flow at different times when the input load is 0.8. Each horizontal dotted line connects a set of cumulative traffic measurements for each flow taken at a given point in simulation time (hereafter referred to as a snapshot). As we move up the graph, time increases and, in this case, the time between successive snapshots is equivalent to the time needed to send about 500 average length messages in a contentionless environment. Pictorially, we see that the dotted lines are roughly flat. This indicates that each flow has transmitted about the same number of bits and, thus, has had about an equal access to the network resources (i.e., we have a fair environment). 5. The LiNbO 3 optical switches require a 45 V swing to change state [18] . A prototype driver circuit (not yet optimized for speed) developed locally performs such a swing in 10 "sec.
6. McKeown et al. have proven in [21] that 100 percent throughput is achievable in a nonblocking, input-queued switch using a non-FIFO queueing scheme such as VOQ assuming random, homogeneous traffic. It remains to be seen whether such performance is achievable in a blocking network such as the Banyan network used in Gemini.
serviced by the same amount at each interval. Part of the reason is that some queues may be empty at times. However, all flows are serviced and there is no indication of starvation.
In Fig. 16 , the input load is increased to 1.2. The elapsed time between snapshots remains at 20 message times. The results clearly show that all flows except 2, 7, 12, and 13 are starved during the entire 200 message time window in which the snapshots are taken. This demonstrates the unfairness condition which derives from the combination of switch operation and use of the VOQ protocol. The results are compatible with our intuition that, under high load, it is unlikely queues become empty, hence it is unlikely that switches will change state and, thus, likely that starvation will occur. Fig. 17 , presents the results of a simulation with the dDRR protocol operating. The same model parameters are in use; however, for dDRR, a quota must be assigned. To clarify our understanding of the role of quota size in achieving fairness, the quota is set to 4MAX where the maximum message size is MAX. As can be seen, though the aggregate bits passed is somewhat erratic, every flow does get access to the network and there is no starvation. A calculation of the FairnessMeasure results in a value of 0.33.
As mentioned earlier, the longer the time between changing the switch settings, the less opportunity there is for the dDRR protocol to ensure fairness. Fig. 18 explores this idea further by presenting the results for a simulation where the quota is set at the maximum message size (i.e., quota = MAX) rather than at 4MAX. With this smaller quota, a FairnessMeasure of 0.11 was achieved however, as shown in Table 2 , at some cost to throughput. Comparison of Fig. 17 with Fig. 18 shows a less erratic and fairer situation with the smaller quota, but at a lower throughput.
Simulations were performed using the same parameters (including maximum message size of MAX) but without the dDRR scheduler. The results were similar to those depicted in Fig. 16 -four flows monopolize access and all the other flows starved. The FairnessMeasures were close to 4, the worst case for a 4 Â 4 network. Table 2 summarizes the FairnessMeasures and throughputs for the simulations described above. The throughputs are normalized to that achieved when no scheduler is used.
To see how fairness granularity is traded off with throughput, another set of simulations was performed. In this set of simulations, message lengths are randomly distributed between MAX=4 and MAX and all flows are assigned the same quota (which ranges from MAX to 4096MAX). Since the fairness granularity of Gemini is set via the quota size, we examine the impact of the quota on throughput, thereby exploring the tradeoff between throughput and fairness. Fig. 19 shows how utilization (normalized to the throughput achieved without a scheduler) is impacted by quota. In Fig. 19 , we see that, as the quota (and therefore the fairness granularity) gets large, we achieve throughput comparable to that achievable without a scheduler.
SUMMARY AND CONCLUSIONS
This paper has presented the architecture of the Gemini interconnect, a dual-technology network that exploits the high bandwidth of optics and the flexibility of electronics. This results in a balanced system design that utilizes the strengths of each technology.
The protocols and control mechanisms needed to operate such a dual network have been described and the problem of fairness in such a network defined. A new fairness protocol, distributed deficit round robin (dDRR), that addresses this performance issue which is inherent in the underlying topology has been specified. The dDRR protocol allows one to tradeoff the degree of fairness against throughput via tuning parameters assigned to each flow in the network.
Finally, we have presented performance models and predicted performance for the Gemini network under a variety of circumstances. Maximum achievable throughput in the optical network was developed and the performance implications of using virtual output queueing are shown. Performance of the dDRR algorithm and the resulting fairness achieved under a number of conditions was illustrated and the tradeoff between fairness and throughput explored.
In future work, we intend to implement an entire Gemini system, including the full electrical control/data path, network interface, and polymer waveguides for the optical data path. Design issues that still need addressing include the detailed data reorganization operations supported by the network interface as well as the choice whether individual messages should be delivered via the optical network or the electrical network.
APPENDIX
GEMINI SIMULATION MODEL
This appendix describes the Gemini model used in the discrete-event simulations. The model is developed within the ICNS framework [6] . In ICNS, the terminals connected to the Gemini network are modeled as general purpose processors with electrical and optical interfaces. Fig. 20 depicts the model of a terminal. The data message generator can be used to generate synthetic loads for simulation purposes. Applications can be modeled using the CPU module. Since the CPU module is the only module that consumes received data messages, all data messages are routed to this module. Network control signals are assumed to be processed at the line rate. Hence, there is no input buffer for the terminal. The terminal has separate output buffers for messages intended for different networks. The controller marked "A" dispatches incoming packets according to packet type. The controller marked "B" dispatches outgoing traffic according to message type and length. Fig. 21 shows the simulation model of a Gemini 2 Â 2 electrical switch. The electrical switch has a shared input buffer and separate output buffer at each output. A routing function module informs the controller where to forward a packet as well as how to control its companion optical switch when a path setup or tear down request is being processed.
In the simulation, the optical switch and electrical switch are modeled as one object. The links that connect the switches are modeled as a single link entity with two channels, one channel carrying the electrically switched traffic, the other the optically switched traffic. Further details of the model implementation are described in [6] .
Since none of the protocols proposed here require bidirectional communication, electrical switches are modeled as unidirectional devices. The bidirectional nature of the network ports (terminals) are represented by having each output routed back to the input terminal (see Fig. 22 ). 
